Full Length Research Paper

# High voltage buried step-doping p+ layer silicon-oninsulator lateral double diffused mosfet (SOI LDMOSI) with a back-gate

Xiaoming Yang<sup>1,2</sup>\*, Bo Zhang<sup>1</sup> and Xiaorong Luo<sup>1</sup>

<sup>1</sup>State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu 610054, China.

<sup>2</sup>School of Electrical and Information, Xihua University, Chengdu 610039, China.

Accepted 5 July, 2011

A high voltage buried step-doping p+layer (BSP+L) lateral double diffused mosfet (LDMOS) on siliconon-insulator (SOI) with a back-gate is proposed. The new structure is characterized by a BSP+L on the buried oxide under the source. When a high positive bias is applied to the back-gate in the off-state, the depleted BSP+L greatly enhances the electric field in the buried oxide layer under the source. Compared with conventional SOI LDMOS, much higher vertical breakdown voltage is sustained by the buried oxide layer under the source. Moreover, the reduced surface electric field (RESURF) effect is enhanced by the BSP+L, resulting in improvement of lateral breakdown voltage. Simulation results show that breakdown voltage of the new structure is improved greatly while on-resistance is relatively low.

Key words: Silicon-on-insulator, breakdown voltage, back-gate, buried step-doping p+ layer.

# INTRODUCTION

The advantages of silicon-on-insulator (SOI) technology attract much attention in smart power integrated circuits which are applied widely in communications and consumer electronics (Farzad and Hossein, 2010). However, vertical breakdown voltage of SOI LDMOS is difficulty to improve due to limitation of thickness silicon and buried oxide layers (Hu et al., 2011). Many structures are proposed to improve the vertical breakdown voltage, which are all applied at zero back-gate bias. There are some effective methods, enhancing the electric field in the buried oxide layer (Nakagawa et al., 1991; Hu and Luo, 2010), sharing the breakdown voltage with substrate (Tadikonda et al., 2004; Orouji et al., 2009; Luo et al., 2010; Luo et al., 2010), and so on. In some cases, the back-gate bias of SOI LDMOS is not zero, such as SOI LDMOS used in a serial connection (Schwantes et al., 2005). It is reported that breakdown voltage can benefit from a proper positive back-gate bias (Schwantes et al., 2005; Wang et al., 2009; Qiao et al., 2007). A concept of SOI back-gate reduced bulk field (BG REBULF) is proposed too (Qiao et al., 2007). However, a large positive back-gate bias weakens the reduced surface field (RESURF) effect, leading to a low breakdown voltage and large on-resistance (Schwantes et al., 2005).

To further improve the breakdown voltage and trade-off between breakdown voltage and on-resistance, a high voltage buried step-doping p+ layer (BSP+L) LDMOS on silicon-on-insulator with a back-gate (BSP+L BG SOI) is proposed. The BSP+L can enhance the electric field in the buried oxide layer under the source and reduce that at the source surface. Therefore, a high breakdown voltage is obtained without a large on-resistance.

### STRUCTURE AND MECHANISM

The cross-section of the BSP+L BG SOI is showed in Figure 1, in which a BSP+L is inserted between the SOI and buried oxide layers at the source side. The BSP+L is averagely divided into n regions. P<sub>i</sub> is the doping concentration of i region of the BSP+L and  $\Delta$ =c×P<sub>1</sub>, where c is a positive constant. P<sub>i</sub> decreases gradually by  $\Delta$  from i=1 to n. L<sub>P</sub> and t<sub>P</sub> are the length and thickness of BSP+L, respectively. The x axis represents the lateral distance from the left edge of the structure and the y axis represents the vertical distance from the SOI layer surface.

For a proper positive back-gate bias, the vertical breakdown

<sup>\*</sup>Corresponding author. E-mail: xmyang3371@yahoo.com.cn.



Figure 1. Schematic cross-section of the BSP+L BG SOI.

voltage of SOI LDMOS is sustained by the depletion and buried oxide layers under the source and drain due to the modulation of bulk electric field in silicon (Qiao et al., 2007). If the breakdown voltage is only limited by the vertical breakdown voltage, the maximum breakdown voltage (*BV*) can be approximately expressed by:

$$BV = V_{DBG} + V_{BG} \tag{1}$$

where  $V_{DBG}$  refers to the voltage drop from the drain to back-gate and  $V_{BG}$  refers to the back-gate bias. This means that breakdown voltage can be improved by only increasing  $V_{BG}$ . However, it is difficult to further improve the breakdown voltage of conventional SOI LDMOS at a larger positive back-gate bias because of weakness of the RESURF effect. Figure 2 shows the equipotential contours of the new structure and conventional SOI LDMOS at their own maximum breakdown voltages which are obtained by optimizing the back-gate biases and other parameters. Equipotential contours of the BSP+L BG SOI distribute much more in the buried oxide under the source than those of conventional SOI LDMOSI. So the corresponding electric field is much higher than that of conventional SOI LDMOS as well. The electric field ( $E_i$ ) can be expressed by:

$$E_{I} = (\varepsilon_{S}E_{S} + Q_{S})/\varepsilon_{I}$$
<sup>(2)</sup>

where  $E_S$  is the electric field on the bottom interface of the BSP+L,  $Q_S$  is charge density of the depleted BSP+L. and  $\varepsilon_S$  and  $\varepsilon_I$  are the permittivities of Si and SiO<sub>2</sub>, respectively. After the thin BSP+L is depleted fully, a high negative density ( $Q_S$ ) layer is formed and  $E_S$  is enhanced significantly. Therefore,  $E_I$  is greatly enhanced by  $Q_S$  and  $E_S$ . Before the breakdown occurs,  $V_{BG}$  is higher than that of conventional SOI LDMOS. The increment of the breakdown voltage is approximately equals to the increment of  $V_{BG}$ . Moreover, the BSP+L and drift region form a vertical junction and it shares space charge in the drift region with the lateral  $P_{well}/n^-$  junction. As a result, the RESURF effect is enhanced and on-resistance is reduced.

#### SIMULATION RESULTS AND DISCUSSION

Figure 3 gives the lateral and vertical electric field distributions of BSP+L BG SOI and conventional SOI LDMOSI at the difference breakdown voltages and back-

gate biases. When a positive bias 120 V is applied to the back-gate of conventional SOI LDMOS, the surface electric field is increased at the source and drift region due to the modulation of electric field, as shows in Figure 3A. The breakdown voltage of the conventional SOI LDMOS is 459 V at V<sub>BG</sub>=120 V, which is 35.39% higher than that at  $V_{BG}=0$  V. For the new structure, the BSP+L can not only reduce the surface electric field at the source but also enhance that at the drift region. A uniform surface electric field is obtained and the lateral breakdown voltage is further increased, when compared with conventional SOI LDMOS. Figure 3B gives the vertical electric field distributions of the BSP+L BG SOI and conventional SOI LDMOSI. As a result of the same distributions of the three vertical electrical fields at the drain, their  $V_{DBG}$  are equal. However, the  $E_l$  is enhanced greatly by the BSP+L at the source. It is increased from about 2.7 × 10<sup>5</sup> V/cm of the conventional SOI LDMOS at back-gate bias 120 V to above 1.6 × 10<sup>6</sup> V/cm of the BSP+L BG SOI at back-gate bias 380 V and breakdown voltage from 459 to 710 V. As aforementioned, the increment of the breakdown voltage is almost equal to increment of  $V_{BG}$ .

Figure 4 gives the influences of the BSP+L parameters on breakdown voltage. A step-doping concentration profile in the BSP+L is adopted for higher breakdown voltage. When n=0, the BSP+L BG SOI is conventional SOI LDMOS. The maximum breakdown voltage increases with increase of n from 0 to 10, but is saturated at n=10, as shows in Figure 4a. The maximum breakdown voltage 710 V is obtained at n=10,  $V_{BG}$ =380 V, which is higher by 54.68% than that of the conventional SOI LDMOS at n=0, V<sub>BG</sub>=120 V. Figure 4B gives the influences of L<sub>P</sub> on the breakdown voltage of the BSP+L BG SOI. The back-gate bias is optimized for the maximum breakdown voltage. At first, the maximum breakdown voltage increases with increase of L<sub>P</sub>, due to the enhancement of E<sub>I</sub> and RESURF effect. And then the maximum breakdown voltage decreases, because more



**Figure 2.** Equipotential contours of the BSP+L BG SOI and conventional SOI LDMOS at breakdown ( $L_d$ =40 µm,  $t_s$ =8 µm and  $t_i$ =2 µm). A, BSP+L BG SOI ( $N_d$ =1.4 × 10<sup>15</sup> cm<sup>-3</sup>,  $t_P$ =1 µm,  $L_P$ =40 µm, n=10, P<sub>1</sub>=1.8×10<sup>17</sup> cm<sup>-3</sup>,  $\Delta$ =-0.085P<sub>1</sub>, V<sub>BG</sub>=380 V and BV=710 V); B, Conventional SOI LDMOSI ( $N_d$ =1.2 × 10<sup>15</sup> cm<sup>-3</sup>, V<sub>BG</sub>=120 V and BV=459 V).

equipotential contours concentrate at the end of BSP+L with increase of  $L_P$  resulting in the premature breakdown. Table 1 compares the specific on-resistance of the BSP+L BG SOI and the SOI LDMOSI, which are optimized for certain breakdown voltages and back-gate biases. The specific on-resistance of the BSP+L BG SOI is lower than that of the conventional SOI LDMOS at the same breakdown voltage because the RESURF effect is



**Figure 3.** Lateral and vertical electric field distributions of BSP+L BG SOI and conventional SOI LDMOS ( $L_d$ =40 µm,  $t_S$ =8 µm,  $t_I$ =2 µm,  $t_P$ =1 µm,  $L_P$ =40 µm, n=10, P<sub>1</sub>=1.8 × 10<sup>17</sup> cm<sup>-3</sup>,  $\Delta$ =-0.085P<sub>1</sub>). A, Lateral field distributions (y=0.1 µm); B, Vertical electric field distributions at the drain side (x=69.9 µm); C, Vertical electric field distributions at the source side(x=8 µm).

enhanced by BSP+L. Even if the breakdown voltage of the new structure is improved greatly, the specific on-

resistance is not increased significantly. The specific onresistances is  $8.37 \Omega$ .mm<sup>2</sup> when the breakdown voltage



**Figure 4.** Influences of BSP+L parameters on breakdown voltage of BSP+L BG SOI and conventional SOI LDMOSI with difference back-gate voltages ( $L_d=40 \mu m$ ,  $t_s=8 \mu m$ ,  $t_l=2 \mu m$  and  $t_P=1 \mu m$ ). A, Influence of n on breakdown voltage ( $L_P=40 \mu m$ ); B, influence of  $L_P$  on breakdown voltage (n=10, P<sub>1</sub> and  $\Delta$  are optimized for breakdown voltage).

Table 1. Compares of specific on-resistances of the BSP+L BG SOI and SOI LDMOSI.

Structure	BSP+L BG SOI	BSP+L BG SOI	SOI LDMOSI
Back-gate voltage /V	380	120	120
Breakdown voltage /V	710	459	459
concentration of the drift cm <sup>-3</sup>	1.4 × 10 <sup>15</sup>	2.5 × 10 <sup>15</sup>	1.2 × 10 <sup>15</sup>
Specific on-resistance /Ω.mm <sup>2</sup>	8.37	7.23	7.44
Length of drift region /µm	40	40	40

is 710 V.

## Conclusion

relatively low on-resistance, the breakdown voltage of the new structure is 710 V, which is twice of the breakdown voltage of the conventional SOI LDMOS.

#### REFERENCES

- The BSP+L BG SOI is proposed. The BSP+L can enhance the electric field in the buried oxide under the source and reduce that at the source surface. With
- Farzad N, Hossein K (2010). A novel secure and energy-efficient protocol for authentication in wireless sensor networks. Int. J. Phys. Sci., 5(10): 1558-1566.

- Hu SD, Luo XR (2010). Design of a novel compound buried layer SOI high voltage device with double windows. Electron. Lett., 46(1): 82-84.
- Hu SD, Zhang B, Li ZJ (2011). A novel analytical model of the vertical breakdown voltage on impurity concentration in top silicon layer for SOI high voltage devices. Int. J. Elect., 98(7): 973-980.
- Luo XR, DP H, Wang YG (2010). Novel Low-k Dielectric Buried Layer High Voltage LDMOS on Partial SOI. IEEE Tran. Electron Dev., 57(2): 535-538.
- Luo XR, Wang YG, Yao GL (2010). High Voltage Partial SOI LDMOS with a Variable Low-k Dielectric Buried Layer and a Buried P-layer. IEEE Electron Dev. Lett., 31(6): 594-596.
- Nakagawa A, Yasuhara N, Baba Y (1991). Breakdown voltage enhancement for devices on thin silicon layer/silicon dioxide film. IEEE Trans. Electron Dev., 38(7): 1650-1654.

- Orouji A, Sharbati S, Fathipour M (2009). A new partial-SOI LDMOSFET with modified electric field for breakdown voltage improvement. IEEE Trans. Device Mater. Reliab., 9(3): 449-453.
- Qiao M, Zhang B, Li ZJ, Fang J (2007). Analysis of back-gate effect on breakdown behaviour of over 600V SOI LDMOS. Electron. Lett., 43(22): 1231-1233.
- Schwantes S, Florian T, Stephan T, Graf M, Dudek V (2005). Analysis and optimization of the back-gate effect on lateral high-voltage SOI devices. IEEE Trans. Electron Dev., 52(7): 1649-1655.
- Tadikonda R, Hardikar S, Narayanan EMS (2004). Realizing high breakdown voltages (> 600 V) in partial SOI technology. Solid State Electron, 48(9): 1655-1660.
- Wang WL, Zhang B, Chen WJ (2009). High voltage SOI SJ-LDMOS with dynamic back-gate voltage. Electron. Lett., 45(4): 233-234.