An FPGA realization of simplified turbo decoder architecture
Shivani Verma1* and Kumar S.2
1Department of Electronics and Communication Engineering, ASET, Bijwasan, New Delhi, India.
2Department of Electronics and Communication Engineering, Thapar University, Patiala, Punjab, India.
Email: [email protected]